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Single-electron devices (SEDs) have been proposed for a variety of applications, including electrical metrology (standards of current and charge) [1] , ultra-sensitive sensors including charge electrometers [2] , and as solid-state qubits [3] . Si-based single electron devices are one of the leading candidates for these applications, in part because of their general attractive attributes including tunability [4] , compatibility with present-day integrated circuits, and because of their stability (lack of charge offset drift) [5] . Referring specifically to their potential as spin qubits: The weak spin-orbit coupling and low density of nuclear spins in naturally occurring silicon means that it is ideally suited as a host for spin qubits [6] , with recent demonstrations of electron spin qubits [7] [8] and a high-fidelity nuclear spin qubit [9] . Furthermore, the coherence time in bulk Si can be made very long when the nuclear spin bath is effectively removed through the use of isotopically-enriched 28 Si [10] [11] .
One of the important attributes for all of the applications mentioned above is the time stability of the SEDs. This is a particular issue because the inherent sensitivity to the motion of a single electron has both attractive and deleterious implications: it is attractive because SEDs provide the world's most sensitive charge electrometers; it is deleterious because their gross behavior can be markedly changed by small subtle movements of nearby charges. These devices are fabricated with thin-film lithography and processing on the surfaces of substrates; thus, as opposed to bulk single-crystal Si, in these devices there are numerous nearby defects which can possess a net charge or dipole moment. In turn, these charges can modulate the electrostatic potential of the SED island, and thus lead to a random time instability.
This manifests itself as a time-dependent random phase offset φ [5] to the pe-1 riodic control curve (e.g., the inset to Figure 2 ), quantified as Q 0 (t)= φ/2π e, where e is the electron charge.
In addition to the effect on the prospects for integration, the potential application of SEDs as qubits gives additional impetus to the importance of assessing the time stability. It is generally believed that electron quantum coherence is more "fragile", i.e., more prone to loss of information, than classical storage, in part due to the effect of nearby defects that can have random fluctuations of their charge or spin. Thus, similar to studies of properties such as electron mobility [12] , elucidation of the charge offset drift Q 0 (t)
can give us additional information as to the suitability of particular materials or device architectures with regard to optimizing fidelity and coherence in qubit devices.
In previous work ( [5] and references therein), we have shown that there is a marked difference between Q 0 (t) in metal devices (based on Al/AlO x /Al tunnel junctions) and Si-based devices containing only crystalline and polycrystalline Si and SiO 2 : the typical amplitude of Q 0 (t) is about 0.01 e in the Si-based devices and greater than 1 e in the metal devices. Recently, Si-based devices with Al gates have been shown to have excellent behavior in a variety of applications [13] including spin qubit coherence [8] . The natural question thus arises, in the context of previous work on Q 0 (t): Does the presence of Al gates affect the charge offset drift in Si devices? We aim to answer that question in this paper.
Our fabrication (Figure 1a and sketch in 1a) , the stack can have one (e.g., far away from center), two (e.g., where P lies over L1 to left of B1) or three (e.g., on top of B1) Al layers.
The gates were all formed by electron beam lithography and lift-off patterning of thermally-evaporated aluminum. The isolation oxides were formed in air at 150
• C, resulting in about 4 nm of AlO x . Finally, we annealed in forming gas (15 minutes, 400
• C, 5% H 2 ), followed by cleaving and wire bonding for electrical contact. voltages V B1 and V B2 . The combination of these produced a quantum dot at the center of the device, whose chemical potential we controlled with V P . We applied voltages and measured the current using commercial voltage sources and current amplifiers. All the measurements presented in this paper were performed at 2.2 K in vacuum in a cryocooled measurement system.
The inset to Figure 2 shows the standard Coulomb blockade oscillation (CBO); the peak spacing is constant over a fairly large number of oscillations, and shows an overall mild monotonic increase in current as increasing V P lowers the height of the tunnel barriers, and thereby increases the current. In order to measure the time stability Q 0 (t), we repeatedly make measurements of the CBO, and for each measurement fit [5] 
nA, ∆V P ≈ 22 mV is the period, and B ≈ 0.4 pA/mV accounts for the mild linear slope as seen in Figure 2 inset.
The uncertainty in the measurement, arising from the uncertainty of the fit, is about ± 0.01 e; the sample-dependent fluctuation in Q 0 (t) occurs on time scales of about 0.1 days and greater, and yields a total range in Q 0 (t) of about ± 0.15 e. We measured identical behavior for two different nominally identical devices using two different sets of measurement electronics and ramp protocols, and also verified the accuracy of the measurement by demonstrating a much smaller drift of about ± 0.01 e in a Si/poly-Si device [16] with the same measurement system and temperature.
To put this in context, in earlier work we noted that the typical amplitude [5] of Q 0 (t) in metal SEDs (based on Al/AlO x /Al tunnel junctions) is greater than 1 e, and in Si-based devices containing only crystalline and polycrystalline Si and SiO 2 the amplitude is about 0.01 e. In this earlier work, we demonstrated that the reason for this difference in the behavior of Q 0 (t) was due to the instability of the AlO x as opposed to the SiO 2 . In particular, the time-dependent fluctuators which give rise to Q 0 (t) exist in both insulators, but interactions between the fluctuators in the AlO x also give rise to a glassy relaxation and thus to the time instability in Q 0 (t). In order to make sense of the present results, we focus on oxide similarities and differences between the CMOS-compatible [17] SEDs and the devices studied in this paper (see Table 1 ).
From the Table we note the following correlations between amplitude of Q 0 (t) and device characteristics:
Presence of AlO x (AlO x thickness) As discussed above.
Total thickness of oxide t Based on two data points (Si/SiO 2 /Al gates versus Al/AlsubOx/Al), it appears that smaller total oxide thickness is correlated with a larger amplitude of Q 0 (t). This is consistent with a simple estimate for the change in charge displacement on the quantum dot as a function of oxide thickness (see below).
Electric field strength in AlO x (AlO x E) The fact that the electric field strength is smaller for the largest amplitude of Q 0 (t) indicates that the applied voltage is not inducing the drift, and might in fact be inhibiting it. This is consistent with a previous observation of instability as a function of gate voltage in our devices [18] . In addition to the previous discussion of the instability of AlO x , we also note a previous suggestion [19] that large charge offset fluctuations in a Al/AlO x /Al SED were due to isolated Al grains. These grains were generated during deposition from thermal evaporation, and were identified by scanning electron micrographs. The hypothesis is that such grains act as sources/sinks of charge which randomly fill and empty on a variety of time scales, depending on the tunneling resistance between the isolated grains.
Current through AlO
Electromigration [20] is a well-known driving source of atomic motion in microscale (e.g., integrated circuit metallization) and nanoscale (e.g., single atom junctions) conductors. It is generally believed to arise from both electric field-induced motion of the massive ions and from momentum transfer from hot electrons. It has been previously observed [21] that a particularly high level of charge offset drift in a Al/AlO x /Al SED appeared to be driven by current through the junction. On the other hand, a compendium [5] of Q 0 (t) results in Al/AlO x /Al SETs showed no correlation between I D and amplitude of Q 0 (t). Thus, it appears plausible that in some cases the charge offset drift in Al/AlO x /Al is due to electromigration, but certainly not in all cases.
A simple estimate [22] for the change in charge displacement ∆Q 0 can be derived as follows: For a bare charge of magnitude e moving a perpendicular distance d in a parallel plate capacitor with insulator thickness t, ∆Q 0 ≈ d/t e; for typical values (d an interatomic distance, t a few nm), this leads to ∆Q 0 ≈ 0.1 e. If we consider a charge dipole with change in perpendicular dipole length ∆l, we obtain ∆Q 0 ≈ ∆l/t e, which will yield a somewhat smaller but similar magnitude. These estimates (valid for both gate and barrier insulators) also indicate that the charge offset drift amplitude should 6 scale inversely with insulator thickness.
In contrasting the influence of electric field versus oxide thickness, we can point out that in previous work [23] in which the authors measured and modelled the noise as a function of local position, the devices studied had AlO x only in the tunnel junctions, and not between the gate and island. For this reason, considering various insulators surrounding the dot, the electric field strength E ∝ 1/t and thus was correlated with insulator thickness. In our case, the addition of a vertically-located gate allowed us to discriminate between the effects of applied voltage and insulator thickness.
We thus reach the following conclusions from our present work:
1. Al gates on top of SiO 2 result in a thin interfacial layer of AlO x [13] (see Figure 1b) , important because it is the only AlO x which is not electrostatically screened by Al gates.
2. The amplitude of Q 0 (t) in devices containing AlO x and SiO 2 is larger than devices containing only SiO 2 . This is because of either: (i) inherent glassiness of atomic/molecular motion in the AlO x , or (ii) separated Al grains at the edges of the gates.
3. The fact that Q 0 (t) is smaller for Si/SiO 2 /Al devices (t = 20 nm) than for Al/AlO x /Al) devices (t = 2 nm) is consistent with a very simple model that predicts the dependence of Q 0 (t) amplitude upon distance; this suggests that moving AlO x layers further away from device layers may be very helpful in reducing Q 0 (t).
Finally, we can comment on the consequences of our work for future devices. One important goal of single electron metrology [1] is that of a single electron current standard with large value, where one approach is to parallelize a large number of devices. In such parallelized devices, the absence of charge offset drift would be evidently important. For quantum information, a significant candidate for solid-state qubits is spins in Si [6] . Silicon SEDs with the same materials and device architecture as those studied here have recently been used to read out the state of an electron spin qubit bound to a nearby phosphorus ( 31 P) donor [24] . Such SED-donor coupled systems have been used in demonstrations of coherent control of both electron spin [8] and nuclear spin [9] qubits. In the case of the electron spin and the ionised 31 P nuclear spin the coherence times appear to be determined by the dynam- 
